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Abstract—Graphene based transistors relying on a conven-
tional structure cannot switch properly because of the absence
of an energy gap in graphene. To overcome this limitation, a
barristor device was proposed, whose operation is based on
the modulation of the graphene-semiconductor (GS) Schottky
barrier by means of a top gate, and demonstrating an ON-OFF
current ratio up to 105. Such a large number is likely due to the
realization of an ultra clean interface with virtually no interface
trapped charge. However, it is indeed technologically relevant
to know the impact that the interface trapped charges might
have on the barristor’s electrical properties. We have developed
a physics based model of the gate tunable GS heterostructure
where non-idealities such as Fermi Level Pinning (FLP) and a
“bias dependent barrier lowering effect” has been considered.
Using the model we have made a comprehensive study of the
barristor’s expected digital performance.
Index Terms—Barristor, Fermi level pinning, Graphene based
devices, Semiconductor device modelling, Tunable Schottky bar-
rier.
I. INTRODUCTION
Graphene is one of the most studied materials because of
its unique properties related to its two dimensional nature. It
offers the possibility of integration with the existing semicon-
ductor technology for next-generation electronic and sensing
devices. In particular, its high conductivity makes it suitable
for replacing traditional metal electrodes in Schottky diodes
[1]–[5]. The graphene-semiconductor (GS) Schottky diode
structure has been a platform to recent studies in interface
transport mechanisms as well as for applications in pho-
todetection, high-speed communications, solar cells, chemical
and biological sensing, etc. [6]–[11]. However, despite the
intensive researches into graphene electronics, graphene tran-
sistors exhibit a very poor ON-OFF current ratio (Ion/Ioff ),
insufficient for digital applications, being the absence of an
energy gap in graphene the reason behind. Few years ago, H.
Yang et al. [12] proposed a three terminal device termed as
”Barristor” to help overcoming this limitation, demonstrating
an impressive 105 ON-OFF current ratio. In the barristor a top
gate is added to the GS junction to control the Schottky barrier
height (SBH) and so to achieve a large modulation of the diode
current. In Yang’s work an important aspect to suppress the
formation of GS interface states and to avoid the appearance of
Fermi-level pinning (FLP) was the optimized transfer process.
In contrast, there are other examples where partial FLP plays
an important role. For instance, Kim et al. [13] demonstrated
a graphene/GaSe dual heterojunction device where a tunable
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Fig. 1. (a) Sketch of the barristor device, (b) barristor’s equivalent circuit,
(c) band diagram of the MOGS heterostructure. There is an interface layer
between G and S with thickness d. In order to be consistent with the sign of
the charges in our model, in the figure Vox,∆, Vg ,∆EF and φs are positives
and V is negative.
current rectification was observed by the modulation of the
Fermi level of graphene with the gate voltage. The tunability
of the Femi level was slightly weakened because of partial
FLP produced by interface states in the GaSe. In this context,
a thorough understanding of the physics and the potentialities
of the gate controlled GS diode is of great importance and it
must be subject of systematic investigation.
In this work, we extend the current understanding by
proposing a physics based theoretical study of the electrostat-
ics and I−V characteristics of the barristor taking into account
the effects of possible interface trapped charges, resulting in
FLP. We also explore the impact of scaling the device through
the reduction of the gate oxide thickness.
II. MODEL
Fig. 1a shows a sketch of the barristor studied in this paper.
The bias voltage Vds produces a flow of carriers from source
to drain forcing them to go from monolayer graphene to
semiconductor, where a Schottky junction is formed. The SBH
is modulated by a top gate voltage Vg , which produces a field-
effect through an insulator of thickness Tox. The equivalent
circuit of the Barristor here considered is shown in Fig.
1b, where R represents the series resistance, including both
contact (source and drain) and channel (graphene and silicon)
resistances, V is the voltage drop across the Schottky juntion
and I the current flowing across the barristor. In order to get
a better understanding of the electrostatics, Fig. 1c shows the
band diagram of the Metal/Oxide/Graphene/Semiconductor
(MOGS) vertical structure, where a p-type semiconductor has
been assumed over here, without loss of generality. Here Wm,
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2Fig. 2. Effect of the interface trapped charge on the SBH and current. Solid lines: without FLP and dashed lines: with FLP. (a) SBH curve for different
values of Vds. The inset shows δφb vs δ(∆EF ) for a wide range of Vg (from -5V to 5V) and Vds. The dashed line in the inset is a extrapolation of the
simulated data. (b) Barristor’s output characteristics. The inset displays the bias dependent barrier lowering effect. (c) Barristor’s transfer characteristics. In
our simulations we have assumed a neutral level qφ0 = 0.4 eV, which is a typical value for silicon [17].
Wg , and Ws are the gate metal, graphene and semiconductor
work functions, respectively. Vox and ∆ are the voltage drops
across the gate oxide and the GS interface, respectively. ∆EF
is the electrostatically induced shift of the graphene Fermi
level respect to the Dirac point, qφb is the value of the SBH,
φs is the surface potential of the semiconductor and qφa is
the difference between the Fermi level and the top of the
valence band taken in the semiconductor’s bulk. In our model
we have assumed an interface layer of thickness d = 0.3
nm [14]. Aditionally, in order to take into account possible
FLP because of surface states in the semiconductor, we have
included a finite interface trapped charge Qss in the model,
assuming that those states are filled according to the graphene
Fermi level [15]. The current characteristics of the device have
been computed following a Landauer transport theory for the
thermionic emission considering the finite density of states
of graphene D = 2pi−1(~vf )−2|∆EF | = D0|∆EF | (vf is
the Fermi velocity in graphene and ~ the reduced Planck’s
constant) [5]:
I = I0
(
φb
vt
+ 1
)
e−φb/vt
[
eV/ηvt − 1
]
, (1)
where I0 = q3v2tD0A/τ , vt = kBT/q, A is the effective
area of the Schottky diode, q is the elementary charge, kB the
Boltzmann constant, T the temperature, η is the ideality factor
and τ is the time scale for carrier injection from the contact.
Qm +Qg +Qs +Qss = 0 (2a)
Wg + ∆EF = Wm + qVox − qVg, (2b)
Wg + ∆EF + q∆ = Ws − qφs − qV (2c)
φb = φs + φa + V (2d)
The SBH of the barristor is determined by solving Equations
(2a)-(2d), which arise from the following conditions: (i) the
total charge density in the heterojunction, including the gate
contact metal charge Qm, the graphene layer charge Qg , the
semiconductor charge Qs, and a possible interface trapped
charge on the semiconductor Qss must be conserved (Equation
(2a)) and (ii) the sum of voltage drops around any loop from
the band diagram (see Figure 1c) should be equal to zero
(Equations (2b)-(2d)). Also the following relations are satis-
fied: Qg = (qD0/2)∆EF |∆EF | [16], Qs = −
√
2qsNAφs
and Qss = −qDit(qφb − qφ0), where qφ0 is the neutral
level (above EV ) of interface states [17]. The parameters s,
NA and Dit refer to the permittivity, doping concentration
and interface trapped charge density of the semiconductor,
respectively. The quantity in parentheses in Qss is just the
energy difference between the graphene Fermi level and the
neutral level, so when they are the same, the net interface
trapped charge is zero. In addition, the voltage drops across
the oxide and interface layer are related with the charges as
Vox = Qm/Cox and ∆ = −(Qs+Qss)/Cd, respectively. Here
Cox = ox/Tox and Cd = d/d describe the gate and interface
layer capacitances per unit area. Finally, the series resistance
R is related to the voltage drop across the Schottky juntion
according to:
V = Vds − IR. (3)
By combining Eqs. 1-3 we can self-consistently solve both
device’s electrostatics and I-V characteristics (see Appendix
A for an explanation). The main results revealing the impact
of both FLP and scaling effects are shown in Figs. 2-5. To
validate our model we have benchmarked it with experimental
results from two kind of barristors operating in opposite limits
(see Appendix D): (i) a barristor based on a p-type silicon
substrate and SiO2 as gate insulator [12] operating in the
Schottky limit (no FLP) and (ii) a barrisor based on a GaSe
substrate and Al2O3 as gate insulator [13] working in the
Mott limit (strong FLP). We have assumed in our model the
parameters reported in Table I, unless otherwise stated.
III. RESULTS AND DISCUSSION
Because the injection of the majority carriers (holes) from
graphene to silicon is determined by φb, the top gate modulates
the magnitude of the current I . Fig. 2a shows, for two extreme
cases, how the SBH can be modulated: i) without FLP, where
Dit = 0, and ii) with partial FLP, where Dit has been
assumed as 1013 eV−1cm−2. It is worth noting that due to the
coupling among Eqs. 2a-2d our model predicts, in general,
that the SBH not only depends on Vg but also on Vds, i.e.
there is a “bias dependent barrier lowering effect”, similarly
3TABLE I
VALUES OF THE PARAMETERS USED IN THIS WORK. THE SYMBOL “*”
MEANS ASSUMED VALUE
Wm(eV) Wg(eV) Ws(eV) ox(0) d(0) s(0) R(kΩ)∗ T (K)
5.54 4.50 5.01 3.9 1 11.7 250 300
vf (cm/s) d(nm)* NA(cm−3) Eg(eV) qφ0(eV)* η A(cm2)* τ (s)*
108 0.3 5×1016 1.12 0.4 1.1 10−5 10−13
Fig. 3. (a) On current Ion and off current Ioff as a function of Dit.
(b) Ratio Ion/Ioff as a function of Dit. The dashed arrows indicate the
increasing direction of the oxide thickness. In these curves Vg,on = 0.1V,
Vg,off = 3V and Vds = 0.1V
to the Drain Induced Barrier Lowering (DIBL) effect in short
channel MOSFETs. In this sense, a barristor with p(n)-type
semiconductor exhibits a reduction of its SBH when Vds
negatively (positively) increases.
From the inset of Fig. 2a we observe that there is a
correlation between changes in the SBH and changes of the
Fermi level shift, namely δφb ≈ −γδ(∆EF ). In the Schottky
limit (Dit = 0), γ = 1 indicates that the Fermi level
shift of graphene in absence of FLP is fully responsible for
the variation of φb. However, in a condition of partial FLP
(Dit ∼ 1013 eV−1cm−2) our simulations show γ = 0.6,
which is a clear indication of a loss of sensitivity of the SBH
with ∆EF and therefore with the gate voltage. An algebraic
manipulation of Eq. 2c (assuming Qss > Qs), allows us to
obtain the following analytical expression:
qφb =
qφb0 −∆EF
1 + q2Dit/Cd
, (4)
where qφb0 =
(
Wsg + qφa + q
3Ditφ0/Cd
)
and Wsg =
Ws −Wg . From Eq. 4 we can see the role played by both
Dit and qφ0 on the determination of SBH. The effects of
the FLP on other electrical properties of the barristor will be
shown below.
Next, we analyze the output characteristics of the barristor
(Fig. 2b). As for the case of no FLP, a strong rectification
could be induced provided Vg >> 0V . In contrast, if FLP
comes into play, the SBH becomes almost insensitive to the
gate voltage (Fig. 2a) and rectification fades out. Unlike typical
FET-like device operation, the diode current does not saturate
as Vds increases, but increases almost linearly. However, near
the diode turn-on regime (∼ 0-0.3V), I varies by several orders
of magnitude as Vg changes, resulting in a switching operation
with a large Ion/Ioff ratio (see Appendix B). The inset of
Fig. 2b shows the dependence of SBH on Vds for several gate
voltages. In this case, two regions with different behavior can
be observed: (i) at Vds . 0 there is a nearly linear dependence
Fig. 4. (a) Threshold voltage as a function of Vds. Solid lines: numerical
results; and dashed lines: model given by Eq. 5. Inset: the derivative of the
threshold voltage with respect to Vds. (b) Dependence of the threshold voltage
on Dit. Here we have assumed u0 ∼ 50.
and (ii) at Vds & 0 the SBH saturates due to the effect of the
series resistance. As Tox is reduced, the SBH becomes less
sensitive to Vds (specially for negative gate voltages), but more
sentitive to Vg as shown in Appendix B.
Fig. 2c shows the transfer characteristics of the barristor for
both no FLP and partial FLP cases. In the former case, the
curves for Vds > 0 exhibit the greatest on current, and among
them, the corresponding to low values of Vds have the best
ON-OFF current ratio. If the on(off) state is defined at the
bias point Vg = 0.1 V (Vg = 3 V) with Vds = 0.1 V, the
ON-OFF current ratio predicted by our model is in the range
∼ 10− 108 for Tox between 100 and 2 nm (see Appendix B).
This figure of merit, along with some key quantities such as
Ion, Ioff as a function of Dit are shown in Fig. 3 in order to
evaluate the effect of the FLP. Again, the possible existence
of FLP makes difficult an appropiate switching.
Clearly Ion is weakly dependent on Dit for all values of
Tox, while Ioff has a strong dependence on it, especially for
smaller values of Tox, resulting in larger values of Ion/Ioff .
For instance, the device exhibits Ion/Ioff ∼ 104 for Tox ∼ 10
nm in the Schottky limit (Dit = 0), but this high value can
be even gotten assuming a partial FLP with Dit ∼ 1013
eV−1cm−2 at smaller Tox of 2 nm.
Another interesting prediction of our model, displayed in
Fig. 2c, is a shifting of the threshold gate voltage (Vth) induced
by Vds, pretty the same as in short-channel MOSFETs due to
the DIBL effect [18]. In Fig. 4a we show the dependence
of Vth on Vds at a constant threshold current Ith = 10−8A.
For comparison with the DIBL in conventional short-channel
MOSFETs (tens of mV/V), the inset shows that ∆Vth/∆Vds
in the barristor is three orders of magnitude larger. The bias
dependent barrier lowering effect reduces as Tox is further
reduced because the gate plays a more dominant role. An
explicit quadratic relation between Vth and Vds has been found
taking advantage of the insensitivity of the SBH to Vds when
Vds & 0 and Tox is small enough. Details of its derivation are
given in Appendix C. That expression reads as:
qVth ≈ a
(
qVds
η
− b
)(
qVds
η
− b+ 1
a
)
+Wm −Wg, (5)
where a = q2D0/(2Cox) and
b ≈ kBT
[
log
(
Ith
I0u0
)
+ 1
]
+
qIthR
η
+Ws−Wg + qφa (6)
4Fig. 5. Effect of the oxide thickness scaling on the electrical characteristics. (a) Output characteristics without FLP for Vg varying from -5 V to 5 V. The
inset shows the SBH as a function of the gate voltage for different Vds. (b) Average subthreshold slope as a function of Tox in the range Vg = 1 − 3 V
for two different insulator materials. (c) Vg,off as a function of the oxide thickness keeping Ion/Ioff and Vg,on constants. In (b)-(c) solid (dashed) curves
correspond to simulations without (with) FLP.
Fig. 4b shows the effect of the interface trapped charge on
the subthreshold voltage for several oxide thicknesses. It turns
out that Vth becomes extremely sensitive to large values of
Dit (Mott limit). Next, we deal with the effect of the oxide
thickness scaling on some figures of merit. Fig. 5a shows the
ouput characteristics of a barristor having Tox = 10 nm and
Dit = 0, which can be compared with the case Tox = 100 nm
shown in Fig. 2b. In the inset, we have plotted the SBH as a
function of Vg . From it, clearly the Vds control over the SBH
decreases when Tox is smaller. That is due to the strong gate
control resulting in a distribution of charge, mostly, between
gate metal electrode and graphene, therefore the charge in the
semiconductor is small and the drain can hardly modulate it.
In Fig. 5b we show the average subthreshold slope at
Vds = 0.1 V as a function of Tox with and without FLP. The
presence of FLP degrades the subthreshold swing (SS), being
this effect more important at large Tox and low permitivities.
For instance, using a high-k as gate insulator (HfO2) in combi-
nation with small Tox results in SS much closer to 60 mV/dec.
Finally, Fig. 5c shows the value of Vg,off , as a function of Tox,
needed to keep a constant value Ion/Ioff = 5 × 104 , again
at Vg,on = 0.1 V, and Vds = 0.1 V. For instance, selecting
Vg,off between 2V - 3V an ON-OFF current ratio of ∼ 104
is feasible for Tox . 10 nm, in the situation of no FLP.
IV. CONCLUSIONS
In conclusion, we have theoretically studied the
electrostatics and current-voltage characteristics of the
barristor device considering effects of FLP arising by
possible presence of surface states, similarly to the metal-
semiconductor junction. Our study suggests that the barristor
is a feasible graphene logic device achieving high enough
ON/OFF current ratio. When FLP dominates the barristor’s
electrostatics, then the gate electrode cannot modulate the
SBH any more and rectification could be totally lost. On the
other hand, our model has revealed that the barristor exhibits
changes of the threshold voltage induced by the drain-source
voltage, similarly to the Drain Induced Barrier Lowering in
short channel MOSFETs. It turns out that the barristor has to
be biased at low Vds to get a sufficient ON-OFF current ratio.
As a final note, here we have investigated the impact that a
non-ideal interface might have in the barristor operation, and
we have pointed out the role of oxide thickness scaling could
have to get appropiate digital performance.
APPENDIX A
SOLUTION OF THE EQUATIONS.
The non-linear system of equations 1-3, which involve
both the electrostatics and the current of the device, can be
understood as a system of three coupled equations where the
ouput variables are ∆EF , φs and V and the input parameters
are Vds, Vg , and the geometrical and electrical parameters
listed the Table I. Considering that Vox = Vox(∆EF ) from
Eq. 2b, φb = φb(φs, V ) from Eq. 2d and the definitions of the
charges, we can express Eq. 2a as follows:
Vox(∆EF )Cox+Qg(∆EF )+Qs(φs)+Qss(φs, V ) = 0. (7)
By using the definition of the voltage drop ∆ =
− (Qs +Qss) /Cd across the interface layer, Eq. 2c reads as:
Wg + ∆EF − q
Cd
(Qs(φs) +Qss(φs, V )) = Ws − qφs − qV.
(8)
Also, Eqs. 1 and 3 can be combined to get:
I0R
(
φb(φs, V )
vt
+ 1
)
e−φb(φs,V )/vt
[
eV/ηvt − 1
]
= Vds−V.
(9)
In summary, Eqs. 7-9 can be rewritten and solved as a
set of three non-linear coupled equations with ouput variables
∆EF , φs and V , namely:
F1(∆EF , φs, V ;Vds, Vg, ...) = 0, (10a)
F2(∆EF , φs, V ;Vds, Vg, ...) = 0, (10b)
F3(φs, V ;Vds, Vg, ...) = 0. (10c)
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ADDITIONAL SIMULATIONS FOR THE BARRISTOR
In this section we show additional simulations in order to
get a better understanding of the barristor’s properties without
FLP for several oxide thickness. We have considered both R =
0 and R = 250 kΩ cases in figures 6-7 and figures 8-10,
respectively. The rest of parameters are from Table I.
Fig. 6. Schottky barrier height in the graphene-semiconductor junction of
the barristor as a function of Vds for (a) Tox = 100 nm, (b) Tox = 10
nm and (c) Tox = 2 nm. In all these cases we have assumed Dit = 0 and
R = 0.
Fig. 7. Transfer characteristics of the barristor for several Vds for (a) Tox =
100 nm, (b) Tox = 10 nm and (c) Tox = 2 nm. In all these cases we have
assumed Dit = 0 and R = 0.
Fig. 8. Voltage drop across the Schottky junction as a function of Vds for
(a) Tox = 100 nm, (b) Tox = 10 nm and (c) Tox = 2 nm. In all these cases
we have assumed Dit = 0 and R = 250kΩ.
Fig. 9. Schottky barrier height in the graphene-semiconductor junction of
the barristor as a function of Vds for (a) Tox = 100 nm, (b) Tox = 10
nm and (c) Tox = 2 nm. In all these cases we have assumed Dit = 0 and
R = 250kΩ.
Fig. 10. Transfer characteristics of the barristor for several drain voltages
for (a) Tox = 100 nm, (b) Tox = 10 nm and (c) Tox = 2 nm. In all these
cases we have assumed Dit = 0 and R = 250kΩ.
APPENDIX C
BARRISTOR’S THRESHOLD VOLTAGE AND ITS DEPENDENCE
ON THE DRAIN VOLTAGE (NO FLP)
In order to obtain the barristor’s threshold voltage Vth as
a function of the drain-source voltage Vds, we start from the
equation (1) of the main text, which can be rewritten as:
I = I0
(
φb
vt
+ 1
)
e−φb/vt
[
e(Vds−IR)/ηvt − 1
]
. (11)
To determine Vth, let us assume the barristor biased in the off
state (with Vg > 0) and Vds ≥ 0.1 V. Under these conditions,
we can safely assume Vds − IR >> 3ηvt and φb >> 3vt.
Let us define now Vth as the gate voltage needed to deliver a
current Ith = 10−8 A. So, Eq. 11 can be approximated as:
Ith = I0
φb
vt
e−φb/vte(Vds−IthR)/ηvt . (12)
After some algebra we get
Vds = ηvtlog
(
Ith
I0
)
+ IthR− ηvtlog
(
φb
vt
)
+ ηφb. (13)
Then we use a first order Taylor series expansion of the
logarithm function, so we can write log(u) ≈ log(u0)+u/u0−
1 for u around u0, being u0 >> 1. Using that result, we can
find an expression for the SBH as an explicit function of Vds:
φb =
1(
1− 1
u0
) {Vds
η
− vt
[
log
(
Ith
u0I0
)
+ 1
]
− IthR
η
}
,
(14)
where we have assumed u0 = φ/vt is within the range 20-
100 (See Figs. 6 and 9). The expression of Eq. 14 holds for
any Tox. If we further assume Tox . 10 nm, then the gate
totally controls the electrostatics and the charge is distributed
between the metal gate and the graphene, i. e. Qs ∼ 0 and
Qm+Qg ≈ 0. Then, by combining Eqs. 2a-2b from the main
text, we obtain:
q2
Coxpi~2v2f
∆EF |∆EF |+∆EF +Wg−Wm+qVg = 0. (15)
The solution of Eq. 15 can be expressed as:
∆EF = sign(ω)
1−√1 + 4a|ω|
2a
, (16)
6where a = q2/(Coxpi~2v2f ) = q2D0/(2Cox) and ω = Wg −
Wm + qVg . Now, by combining Eqs. 2c-2d, an expression of
the SBH as a function of the threshold voltage can be obtained:
qφb = Ws+ qφa−Wg− sign(ωth)1−
√
1 + 4a|ωth|
2a
, (17)
where ωth = Wg −Wm + qVth. Finally, by replacing Eq. 14
into Eq. 17 and after some manipulation, an explicit relation
Vth = Vth(Vds), valid for small Tox, is obtained:
qVth = a
[
qVds
η∗ − b
] [
qVds
η∗ − b+
1
a
]
+Wm −Wg, (18)
where η∗ = η(1− 1/u0) and
b =
kBT
η∗
[
log
(
Ith
I0u0
)
+ 1
]
+
qIthR
η∗ +Ws−Wg+qφa. (19)
APPENDIX D
BENCHMARKING AGAINST EXPERIMENTAL DATA
In this Section we benchmark our model with two ex-
periments reported in the literature, namely: a graphene-Si
barristor working in the Schottky limit [12], and a graphene-
Gase barristor working in the Mott limit [13].
Fig. 11. Logarithmic I-V characteristic of a Graphene-Si barristor at Vg = 0.
Symbols: Experimental measurements from Ref. [12] and solid line: results
from our model in this work. To capture the trends given by the experimental
data the device has been assumed to operate close to the Schottky limit, with
Dit = 0, qφ0 = 0.4 eV, η = 1.1, A = 30× 10−5 cm2 and R = 100 Ω.
Fig. 12. Linear I-V characteristics of a Graphene-GaSe barristor with Al2O3
as insulator (Tox = 40 nm). (a) Experimental measurements from Ref. [13]
and (b) results from our model in this work. To capture the trends given by
the experimental data the device has been assumed to operate close to the
Mott limit, with Dit = 2 × 1014 eV−1cm−2. Other assumed parameters
are: qφ0 = 1 eV, η = 1.025 and R goes between 0.3− 3 GΩ.
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